Cyrix 6x86-P150+GP (3.3V)

Cyrix 6x86-P150+GP (3.3V)
Links
History
Architecture
Identification
Pinouts
Support chips
 
Add comment
 
6x86 family
 Microprocessor information 
TypeMicroprocessor
Introduction date02/05/1996
Data bus width32 (64-bit data bus) bit
Package296-pin Staggered Ceramic Pin Grid Array, 1.952" x 1.952" (4.96 cm x 4.96 cm)
Speed (MHz)120 (rated 150)
Bus frequency (MHz)60
Clock multiplier2
Low power features
  • Suspend mode
  • Stop clock mode
  • System Management mode
Physical memory (GB)4
Level 1 cache size256 bytes primary code cache
16 KB four-way set associative unified code/data write-back cache
Floating Point UnitIntegrated
Min/Recommended/Max V core (V)3.135 / 3.3 / 3.6
Min/Max operating temperature (°C)0 - 70
Min/Typical/Max power dissipation (W)0.28 (Suspend mode) / 16.8 / 20.1
Comments: 0Add comment / picture
(c) Copyright 2003 Gennadiy Shvets