Intel Core 2 Duo E7300 EU80571PH0673M (BX80571E7300 / BXC80571E7300)
Specifications
| General information |
| Type | CPU / Microprocessor |
| Market segment | Desktop |
| Family | Intel Core 2 Duo |
| Model number ? | E7300 |
| CPU part number | EU80571PH0673M (QGUD, SLAPB, SLB9X) |
| Box part numbers | BX80571E7300 (SLAPB, SLB9X) BXC80571E7300 (SLAPB, SLB9X) |
| Frequency (MHz) ? | 2667 |
| Bus speed (MHz) ? | 1066 |
| Clock multiplier ? | 10 |
| Package | 775-land Flip-Chip Land Grid Array (FC-LGA8)
1.48" x 1.48" (3.75 cm x 3.75 cm) |
| Socket | Socket 775 (LGA775) |
| Introduction date | Aug 10, 2008 |
| Price at introduction | $133 |
| |
| Architecture / Microarchitecture |
| Processor core ? | Wolfdale |
| Core stepping ? | M0 (QGUD, SLAPB, SLB9X) |
| Manufacturing process | 0.045 micron |
| Data width | 64 bit |
| Number of cores | 2 |
| Floating Point Unit | Integrated |
| Level 1 cache size ? | 2 x 32 KB instruction caches
2 x 32 KB data caches |
| Level 2 cache size ? | shared 8-way set associative 3 MB cache |
| Multiprocessing | Uniprocessor |
| Features | - MMX instruction set
- SSE
- SSE2
- SSE3
- Supplemental SSE3
- SSE4.1 ?
- EM64T technology ?
- Execute Disable Bit technology ?
|
| Low power features | - Enhanced SpeedStep technology ?
- Stop Grant state ?
- Halt state
- Extended Halt state
- Extended Stop Grant State
- Sleep state ?
- Deep Sleep state ?
- Deeper Sleep state ?
|
| |
| Electrical/Thermal parameters |
| V core (V) ? | 0.85 - 1.3625 |
| Minimum/Maximum operating temperature (°C) ? | 5 - 74.1 |
| Minimum/Maximum power dissipation (W) ? | 6 (TDP in Deeper Sleep mode) / 98.89 |
| Thermal Design Power (W) ? | 65 |
| |
| Notes on Intel EU80571PH0673M |
- Binary compatible with 32-bit x86 software
- Bus frequency is 266 MHz. Because the processor uses Quad Data Rate bus the effective bus speed is 1066 MHz
- BXC80571E7300 is a Chinese version
|