|
Intel Core 2 Duo Mobile P8700 AW80577SH0613MG (BX80577P8700)
Specifications
| General information |
| Type | CPU / Microprocessor |
| Market segment | Mobile |
| Family | Intel Core 2 Duo Mobile |
| Model number ? | P8700 |
| CPU part numbers | AW80577SH0613MG is an OEM/tray microprocessor BX80577P8700 is a boxed microprocessor |
| Frequency ? | 2533 MHz |
| Bus speed ? | 1066 MHz |
| Clock multiplier ? | 9.5 |
| Package | 478-pin micro-FCPGA
1.38" x 1.38" (3.5 cm x 3.5 cm) |
| Socket | Socket P |
| Introduction date | Dec 28, 2008 |
| End-of-Life date | Last order date is April 29, 2011
Last shipment date for OEM processors is October 14, 2011 |
| Price at introduction | $241 |
| | | S-spec numbers |
| |
Production processors |
| Part number |
SLGFE |
| AW80577SH0613MG | + |
| BX80577P8700 | + |
|
| | | Architecture / Microarchitecture |
| Microarchitecture | Core |
| Platform | Montevina
MontevinaPlus |
| Processor core ? | Penryn-3M |
| Core stepping ? | R0 (SLGFE) |
| CPUID | 10676 (SLGFE) |
| Manufacturing process | 0.045 micron |
| Data width | 64 bit |
| The number of cores | 2 |
| The number of threads | 2 |
| Floating Point Unit | Integrated |
| Level 1 cache size ? | 2 x 32 KB instruction caches
2 x 32 KB write-back data caches |
| Level 2 cache size ? | shared 3 MB |
| Features | - MMX instruction set
- SSE
- SSE2
- SSE3
- Supplemental SSE3
- SSE4.1 ?
- EM64T technology ?
- Execute Disable Bit technology ?
- Virtualization Technology ?
- Dynamic Acceleration technology ?
- Intel Trusted Execution technology
|
| Low power features | - C1/AutoHALT, C1/MWAIT, C2, C3, C4 (with Enhanced Deep Sleep) and C6 core states
- Stop Grant mode ?
- Sleep mode ?
- Deep Sleep mode ?
- Deeper Sleep mode ?
- Enhanced Deeper Sleep mode ?
- Deep Power-Down state ?
- Dynamic FSB Frequency switching ?
- Enhanced SpeedStep technology ?
|
| | | Electrical/Thermal parameters |
| V core ? | 0.9V - 1.25V |
| Minimum/Maximum operating temperature ? | 0°C - 105°C |
| Minimum/Maximum power dissipation ? | 2.97 Watt (Deep Power-Down mode) / 47.42 Watt |
| Thermal Design Power ? | 25 Watt |
| |
| Notes on Intel AW80577SH0613MG |
- Bus frequency is 266 MHz. Because the processor uses Quad Data Rate bus the effective bus speed is 1066 MHz
- Processor operates at 0.85 Volt - 1.025 Volt in Low Frequency mode
- Processor operates at 0.75 Volt - 0.95 Volt in Super Low Frequency mode
|
CPUs, related to Intel Core 2 Duo P8700 (Socket P)
| Model |
Cores / Threads |
Freq. |
L2 cache |
TDP |
Features |
| Intel Core 2 Duo Mobile family, Socket P |
| Intel Core 2 Duo T9500 (Socket P) | 2 / 2 | 2.6 GHz | 6 MB | 35 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Duo P9600 | 2 / 2 | 2.66 GHz | 6 MB | 25 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Duo T9550 (Socket P) | 2 / 2 | 2.66 GHz | 6 MB | 35 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Duo E8235 | 2 / 2 | 2.8 GHz | 6 MB | | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Duo P9700 | 2 / 2 | 2.8 GHz | 6 MB | 28 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Duo T9600 (Socket P) | 2 / 2 | 2.8 GHz | 6 MB | 35 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Duo E8335 | 2 / 2 | 2.93 GHz | 6 MB | | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Duo T9800 | 2 / 2 | 2.93 GHz | 6 MB | 35 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Duo E8435 | 2 / 2 | 3.06 GHz | 6 MB | | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Duo T9900 (Socket P) | 2 / 2 | 3.06 GHz | 6 MB | 35 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Duo Mobile family, Core micro-architecture, Other sockets |
| Intel Core 2 Duo SP9600 | 2 / 2 | 2.53 GHz | 6 MB | 25 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Duo T9400 (BGA) | 2 / 2 | 2.53 GHz | 6 MB | 35 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Duo T9500 (BGA) | 2 / 2 | 2.6 GHz | 6 MB | 35 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Duo T9550 (BGA) | 2 / 2 | 2.66 GHz | 6 MB | 35 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Duo T9600 (BGA) | 2 / 2 | 2.8 GHz | 6 MB | 35 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Duo T9900 (BGA) | 2 / 2 | 3.06 GHz | 6 MB | 35 Watt | SSE4, VT, TXT, ESS, TBT |
| Other families, Core micro-architecture, Socket P |
| Intel Mobile Celeron 925 | 1 / 1 | 2.3 GHz | 1 MB | 35 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Celeron M 570 | 1 / 1 | 2.26 GHz | 1 MB | 31 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Mobile Celeron T3500 | 2 / 2 | 2.1 GHz | 1 MB | 35 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Pentium T4500 | 2 / 2 | 2.3 GHz | 1 MB | 35 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Quad Q9100 | 4 / 4 | 2.26 GHz | 12 MB | 45 Watt | SSE4, VT, TXT, ESS, TBT |
| Intel Core 2 Extreme QX9300 | 4 / 4 | 2.53 GHz | 12 MB | 45 Watt | SSE4, VT, TXT, ESS, TBT |
• Highlighted numbers and features indicate whether specific processor performs better or worse than Core 2 Duo P8700 (Socket P)
• Within each category, the CPUs are sorted from slower (at the top) to faster (at the bottom)
• List of related CPUs is not complete.
• Features abbreviations:
SSE4 - SSE4 instructions VT - Virtualization TXT - Trusted Execution ESS - PowerNow! / Enhanced SpeedStep TBT - Dynamic Acceleration / Turbo Boost
News
Dec 07, 2010: Six month ago we reported about Intel
plans to discontinue large number of Core 2 mobile microprocessors
in the 3rd and 4th quarters 2010. Today Intel posted several Product
Change Notification (PCN) documents, the contents of which confirms
earlier reports.
CPU ID (1)
NOTE: CPU ID information below was taken from one CPU and
may include features that are not present in all different steppings of the
Intel Core 2 Duo Mobile P8700 CPU.
| Manufacturer: | Intel |
| CPU Family: | Core 2 Duo Mobile |
| Processor Number: | P8700 |
| Frequency: | 2527 MHz |
|
| Part number: | AW80577SH0613MG |
| S-Spec Number: | SLGFE |
| Comment: | |
| Submitted by: | cocoe |
|
| General information |
| Vendor: | GenuineIntel |
| Processor name (BIOS): | Intel(R) Core(TM)2 Duo CPU P8700 @ 2.53GHz |
| Cores: | 2 |
| Logical processors: | 2 |
| Processor type: | Original OEM Processor |
| CPUID signature: | 1067A |
| Family: | 6 (06h) |
| Model: | 23 (017h) |
| Stepping: | 10 (0Ah) |
| TLB/Cache details: | 64-byte Prefetching
Data TLB: 4-KB Pages, 4-way set associative, 256 entries
Data TLB: 4-MB Pages, 4-way set associative, 32 entries
Instruction TLB: 2-MB pages, 4-way, 8 entries or 4M pages, 4-way, 4 entries
Instruction TLB: 4-KB Pages, 4-way set associative, 128 entries
L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries
L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries |
| Cache: |
L1 data |
L1 instruction |
L2 |
| Size: |
32 KB |
32 KB |
3 MB |
| Associativity: |
8-way set associative |
8-way set associative |
8-way set associative |
| Line size: |
64 bytes |
64 bytes |
64 bytes |
| Comments: |
|
|
unified on-die |
| |
| Instruction set extensions | Additional instructions |
| MMX |
CLFLUSH |
| SSE |
CMOV |
| SSE2 |
CMPXCHG16B |
| SSE3 |
CMPXCHG8B |
| SSSE3 |
FXSAVE/FXRSTORE |
| SSE4.1 |
MONITOR/MWAIT |
| |
SYSENTER/SYSEXIT |
| |
XSAVE/XRESTORE states |
| |
| Major features | Other features |
| On-chip Floating Point Unit |
36-bit page-size extensions |
| 64-bit / Intel 64 |
64-bit debug store |
| NX bit/XD-bit |
Advanced programmable interrupt controller |
| Intel Virtualization |
CPL qualified debug store |
| Intel Trusted Execution technology |
Debug store |
| Turbo Boost |
Debugging extensions |
| Enhanced SpeedStep |
Digital Thermal Sensor capability |
| |
LAHF/SAHF support in 64-bit mode |
| |
Machine check architecture |
| |
Machine check exception |
| |
Memory-type range registers |
| |
Model-specific registers |
| |
Page attribute table |
| |
Page global extension |
| |
Page-size extensions (4MB pages) |
| |
Pending break enable |
| |
Perfmon and Debug capability |
| |
Physical address extensions |
| |
Self-snoop |
| |
Thermal monitor |
| |
Thermal monitor 2 |
| |
Thermal monitor and software controlled clock facilities |
| |
Time stamp counter |
| |
Virtual 8086-mode enhancements |
| |
xTPR Update Control |
|
Find CPUs
Find Core 2 Duo Mobile CPUs with:
|