CPU-World logo News · Chips · Information · Forum · Links · About
Search   Identify
BSP · CPU · FPU · MCU · SoC · Other ICs · Curiosities

Intel Core 2 Duo Mobile T5550 LF80537GF0342MT

CPU » Core 2 family » Core 2 Duo Mobile » T5550

CPU Information

General information
TypeCPU / Microprocessor
FamilyIntel Core 2 Duo Mobile
Model number  ? T5550
CPU part numberLF80537GF0342MT (SLA4E)
Frequency (MHz)  ? 1833
Bus speed (MHz)  ? 667
Package478-pin micro-FCPGA
1.38" x 1.38" (3.5 cm x 3.5 cm)
SocketSocket P
 
Architecture / Microarchitecture
Processor coreMerom
Core steppingM0 (SLA4E)
Manufacturing process0.065 micron
Data width64 bit
Number of cores2
Floating Point UnitIntegrated
Level 1 cache size  ? 2 x 32 KB instruction caches
2 x 32 KB write-back data caches
Level 2 cache size  ? shared 2 MB
Features
  • MMX instruction set
  • SSE
  • SSE2
  • SSE3
  • Supplemental SSE3
  • EM64T technology  ? 
  • Execute Disable Bit technology  ? 
Low power features
  • Stop Grant mode  ? 
  • Sleep mode  ? 
  • Deep Sleep mode  ? 
  • Deeper Sleep mode  ? 
  • Enhanced Deeper Sleep mode  ? 
  • Dynamic Cache sizing  ? 
  • Enhanced SpeedStep technology  ? 
 
Electrical/Thermal parameters
V core (V)  ? 1.075 - 1.25
Minimum/Maximum operating temperature (°C)  ? 0 - 100
Thermal Design Power (W)  ? 35
 
Notes on Intel LF80537GF0342MT
  • Bus frequency is 166 MHz. Because the processor uses Quad Data Rate bus the effective bus speed is 667 MHz

Pictures (2)

Core 2 Duo Mobile T5550 CPU
2009-11-04 22:14:57
Posted by: gshv

S-Spec number SLA4E 		Core 2 Duo Mobile T5550 CPU
 
2009-11-04 22:14:25
Posted by: gshv

  		 
Add picture

Benchmarks

Tested processor
S-spec number:SLA4E
CPU ID:06FDh
CPU vendor string:GenuineIntel
CPU name string:Intel(R) Core(TM)2 Duo CPU T5550 @ 1.83GHz
 
Motherboard MSI Fuzzy GM965 (MS-9803 V1.0)
3DMark03 CPU score991
3DMark03 game score3266
3DMark2001 score11153
7Zip compressing/decompressing speed1692
CINEBENCH R10 CPU score3536
CINEBENCH R10 CPU score (1 core)1852
CINEBENCH R10 OpenGL score2262
CINEBENCH R10 render time (seconds)250.1
Dhrystone 2.1 (VAX MIPS)3059.82
Doom 1.9s high detail (FPS)143.18
Doom 1.9s low detail (FPS)230.3
Euler3D0.91
Linpack 100x100 (MFLOPS)1144.29
PCMark2002 CPU score7247
PCMark2002 Memory score14892
Sandra Dhrystone (MIPS)22032.3
Sandra MultiMedia Floating Point (it/s)54342.7
Sandra MultiMedia Integer (it/s)48368.3
Sandra Whetstone (MFLOPS)5543
Sandra Whetstone SSE2 (MFLOPS)8185.67
Super PI (1M)30.4
Whetstone (KWIPS)1236.99
WinRAR compressing/decompressing speed913
wPrime v1.55 (32M)49

CPU ID

NOTE: CPU ID information below was taken from one CPU and may include features that are not present in all different steppings of the Intel Core 2 Duo Mobile T5550 CPU.

Manufacturer:Intel
Family:Core 2 Duo Mobile
Model / Processor Number:T5550
Part number:LF80537GF0342MT
S-Spec / Comment:SLA4E
Submitted by:CPU-World
General information
Vendor:GenuineIntel
Processor name (BIOS):Intel(R) Core(TM)2 Duo CPU T5550 @ 1.83GHz
Cores:2
Logical processors:2
Processor type:Original OEM Processor
CPUID signature:6FD
Family: 6 (06h)
Model:15 (0Fh)
Stepping:13 (0Dh)
TLB/Cache details:64-byte Prefetching
Data TLB: 4-KB Pages, 4-way set associative, 256 entries
Data TLB: 4-MB Pages, 4-way set associative, 32 entries
Instruction TLB: 2-MB pages, 4-way, 8 entries or 4M pages, 4-way, 4 entries
Instruction TLB: 4-KB Pages, 4-way set associative, 128 entries
L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries
L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries

Cache: L1 (data) L1 (instruction) L2
Size: 32 KB 32 KB 2 MB
Associativity: 8-way set associative 8-way set associative 8-way set associative
Line size: 64 bytes 64 bytes 64 bytes
 
Instruction set extensionsAdditonal instructions
MMX CLFLUSH
SSE CMOV
SSE2 CMPXCHG16B
SSE3 CMPXCHG8B
SSSE3 FXSAVE/FXRSTORE
  MONITOR/MWAIT
  SYSENTER/SYSEXIT
 
Major featuresOther features
On-chip Floating Point Unit 36-bit page-size extensions
64-bit / Intel 64 64-bit debug store
NX bit/XD-bit Advanced programmable interrupt controller
Enhanced SpeedStep CPL qualified debug store
  Debug store
  Debugging extensions
  LAHF/SAHF support in 64-bit mode
  Machine check architecture
  Machine check exception
  Memory-type range registers
  Model-specific registers
  Page attribute table
  Page global extension
  Page-size extensions (4MB pages)
  Pending break enable
  Perfmon and Debug capability
  Physical address extensions
  Self-snoop
  Thermal monitor
  Thermal monitor and software controlled clock facilities
  Time stamp counter
  Virtual 8086-mode enhancements
  xTPR Update Control

Comments (0)

Add comment
Related Links
Architecture
Identification
Pinouts
Support chips
 
Add comment
Add picture
Link to this page

Where to buy
Related CPUs
Find Core 2 Duo Mobile CPUs with:

Same socket



Show benchmarks
Compare benchmark results with the following families:

Celeron M
Core 2 Duo Mobile
Core Duo
Core Solo
Pentium Dual-Core Mobile


Last modified: 19 Nov 2009
  Terms and Conditions · Contact Us (c) Copyright 2003 - 2008 Gennadiy Shvets