|
Intel Core 2 Extreme Mobile X9000 FF80576ZG0726M
Specifications
Tools
Intel Core 2 Extreme X9000 specifications
| General information |
| Type | CPU / Microprocessor |
| Market segment | Mobile |
| Family | Intel Core 2 Extreme Mobile |
| Model number ? | X9000 |
| CPU part number | FF80576ZG0726M is an OEM/tray microprocessor |
| Frequency ? | 2800 MHz |
| Bus speed ? | 800 MHz |
| Clock multiplier ? | 14 |
| Package | 478-pin micro-FCPGA
1.38" x 1.38" (3.5 cm x 3.5 cm) |
| Socket | Socket P |
| Introduction date | Jan 7, 2008 |
| Price at introduction | $851 |
| | | S-spec numbers |
| |
Production processors |
| Part number |
SLAQJ |
SLAZ3 |
| FF80576ZG0726M | + | + |
|
| | | Architecture / Microarchitecture |
| Microarchitecture | Core |
| Platform | Santa Rosa Refresh |
| Processor core ? | Penryn |
| Core stepping ? | C0 (SLAQJ, SLAZ3) |
| CPUID | 10676 (SLAQJ, SLAZ3) |
| Manufacturing process | 0.045 micron |
| Data width | 64 bit |
| The number of cores | 2 |
| The number of threads | 2 |
| Floating Point Unit | Integrated |
| Level 1 cache size ? | 2 x 32 KB instruction caches
2 x 32 KB write-back data caches |
| Level 2 cache size ? | shared 6 MB |
| Multiprocessing | Uniprocessor |
| Features | - MMX instructions
- SSE / Streaming SIMD Extensions
- SSE2 / Streaming SIMD Extensions 2
- SSE3 / Streaming SIMD Extensions 3
- SSSE3 / Supplemental Streaming SIMD Extensions 3
- SSE4.1 / Streaming SIMD Extensions 4.1 ?
- EM64T / Extended Memory 64 technology / Intel 64 ?
- NX / XD / Execute disable bit ?
- VT / Virtualization technology ?
- IDA / Intel Dynamic Acceleration technology ?
|
| Low power features | - C1/AutoHALT, C1/MWAIT, C2, C3, C4 and C6 core states
- Stop Grant mode ?
- Sleep mode ?
- Deep Sleep mode ?
- Deeper Sleep mode ?
- Enhanced Deeper Sleep mode ?
- Deep Power-Down state ?
- Dynamic FSB Frequency switching ?
- Enhanced SpeedStep technology ?
|
| | | Electrical / Thermal parameters |
| V core ? | 1V - 1.275V |
| Minimum/Maximum operating temperature ? | 0°C - 105°C |
| Minimum/Maximum power dissipation ? | 7.45 Watt (Deep Power-Down mode) / 68.81 Watt |
| Thermal Design Power ? | 44 Watt |
| |
| Notes on Intel FF80576ZG0726M |
- Bus frequency is 200 MHz. Because the processor uses Quad Data Rate bus the effective bus speed is 800 MHz
- Processor operates at 0.85 Volt - 1.1 Volt in Low Frequency mode
- Processor operates at 0.8 Volt - 1 Volt in Super Low Frequency mode
|
CPUs, related to Intel Core 2 Extreme X9000
| Model |
Cores / Threads |
Freq. |
L2 cache |
TDP |
Features |
| Intel Core 2 Extreme Mobile family, Socket P |
| Core 2 Extreme X7800 | 2 / 2 | 2.6 GHz | 4 MB | 44 Watt | VT, ESS, TBT |
| Core 2 Extreme X7900 | 2 / 2 | 2.8 GHz | 4 MB | 44 Watt | VT, ESS, TBT |
| Core 2 Extreme X9000 | 2 / 2 | 2.8 GHz | 6 MB | 44 Watt | VT, ESS, TBT |
| Core 2 Extreme X9100 | 2 / 2 | 3.06 GHz | 6 MB | 44 Watt | VT, TXT, ESS, TBT |
| Core 2 Extreme QX9300 | 4 / 4 | 2.53 GHz | 12 MB | 45 Watt | VT, ESS, TBT |
| Other families, Core micro-architecture, Socket P |
| Mobile Celeron 900 | 1 / 1 | 2.2 GHz | 1 MB | 35 Watt | VT, ESS, TBT |
| Mobile Celeron 925 | 1 / 1 | 2.3 GHz | 1 MB | 35 Watt | VT, ESS, TBT |
| Celeron M 585 | 1 / 1 | 2.16 GHz | 1 MB | 31 Watt | VT, ESS, TBT |
| Celeron M 570 | 1 / 1 | 2.26 GHz | 1 MB | 31 Watt | VT, ESS, TBT |
| Celeron T3300 | 2 / 2 | 2 GHz | 1 MB | 35 Watt | VT, ESS, TBT |
| Celeron T3500 | 2 / 2 | 2.1 GHz | 1 MB | 35 Watt | VT, ESS, TBT |
| Pentium T4400 | 2 / 2 | 2.2 GHz | 1 MB | 35 Watt | VT, ESS, TBT |
| Pentium T4500 | 2 / 2 | 2.3 GHz | 1 MB | 35 Watt | VT, ESS, TBT |
| Core 2 Duo T9900 (Socket P) | 2 / 2 | 3.06 GHz | 6 MB | 35 Watt | VT, TXT, ESS, TBT |
| Core 2 Quad Q9100 | 4 / 4 | 2.26 GHz | 12 MB | 45 Watt | VT, ESS, TBT |
• Highlighted numbers and features indicate whether specific processor performs better or worse than Core 2 Extreme X9000
• Within each category, the CPUs are sorted from slower (at the top) to faster (at the bottom)
• List of related CPUs is not complete.
• Features abbreviations:
VT - Virtualization TXT - Trusted Execution ESS - PowerNow! / Enhanced SpeedStep TBT - Dynamic Acceleration / Turbo Boost
FAQ
Q: Can I upgrade my Intel Core 2 Extreme X9000 CPU?
A: Probably yes. CPU compatibility is determined by your motherboard. Please check CPU-Upgrade.com website for CPU support list for your board.
Intel X9000 Overclocking
Sorry, overclocking information is not available at this time.
CPU ID (1)
CPUID Tools
CPUID features of Intel X9000
NOTE: The CPU ID information below was taken from one CPU and
may include features that are not present in all different steppings of the
Intel Core 2 Extreme Mobile X9000 CPU.
| Manufacturer: | Intel |
| CPU Family: | Core 2 Extreme Mobile |
| Processor Number: | X9000 |
| Frequency: | 2793 MHz |
|
| Part number: | FF80576ZG0726M |
| S-Spec Number: | SLAQ J |
| Comment: | |
| Submitted by: | C. Skinner |
|
| General information |
| Vendor: | GenuineIntel |
| Processor name (BIOS): | Intel(R) Core(TM)2 Extreme CPU X9000 @ 2.80GHz |
| Cores: | 2 |
| Logical processors: | 2 |
| Processor type: | Original OEM Processor |
| CPUID signature: | 10676 |
| Family: | 6 (06h) |
| Model: | 23 (017h) |
| Stepping: | 6 (06h) |
| TLB/Cache details: | 64-byte Prefetching
Data TLB: 4-KB Pages, 4-way set associative, 256 entries
Data TLB: 4-MB Pages, 4-way set associative, 32 entries
Instruction TLB: 2-MB pages, 4-way, 8 entries or 4M pages, 4-way, 4 entries
Instruction TLB: 4-KB Pages, 4-way set associative, 128 entries
L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries
L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries |
| Cache: |
L1 data |
L1 instruction |
L2 |
| Size: |
2 x 32 KB |
2 x 32 KB |
6 MB |
| Associativity: |
8-way set associative |
8-way set associative |
24-way set associative |
| Line size: |
64 bytes |
64 bytes |
64 bytes |
| Comments: |
Direct-mapped |
Direct-mapped |
Non-inclusive Direct-mapped Shared between all cores |
| |
| Instruction set extensions | Additional instructions |
| MMX |
CLFLUSH |
| SSE |
CMOV |
| SSE2 |
CMPXCHG16B |
| SSE3 |
CMPXCHG8B |
| SSSE3 |
FXSAVE/FXRSTORE |
| SSE4.1 |
MONITOR/MWAIT |
| |
SYSENTER/SYSEXIT |
| |
| Major features | Other features |
| On-chip Floating Point Unit |
36-bit page-size extensions |
| 64-bit / Intel 64 |
64-bit debug store |
| NX bit/XD-bit |
Advanced programmable interrupt controller |
| Intel Virtualization |
CPL qualified debug store |
| Enhanced SpeedStep |
Debug store |
| |
Debugging extensions |
| |
Digital Thermal Sensor capability |
| |
LAHF / SAHF support in 64-bit mode |
| |
Machine check architecture |
| |
Machine check exception |
| |
Memory-type range registers |
| |
Model-specific registers |
| |
Page attribute table |
| |
Page global extension |
| |
Page-size extensions (4MB pages) |
| |
Pending break enable |
| |
Perfmon and Debug capability |
| |
Physical address extensions |
| |
Self-snoop |
| |
Thermal monitor |
| |
Thermal monitor 2 |
| |
Thermal monitor and software controlled clock facilities |
| |
Time stamp counter |
| |
Virtual 8086-mode enhancements |
| |
xTPR Update Control |
Comments (0)
You're welcome to post suggestions, corrections, your own personal
Intel Core 2 Extreme X9000 review, or your experience with the microprocessor.
Please do not ask upgrade and troubleshooting questions, and do not start
discussions.
|
Find CPUs
Find Core 2 Extreme Mobile CPUs with:
|