|
Intel Core i5-3450 (CM8063701159406 / BX80637I53450 / BXC80637I53450)
Specifications
| General information |
| Type | CPU / Microprocessor |
| Market segment | Desktop |
| Family | Intel Core i5 |
| Model number ? | i5-3450 |
| CPU part numbers | CM8063701159406 is an OEM/tray microprocessor BX80637I53450 is a boxed processor (English version) BXC80637I53450 is a boxed processor (Chinese version) |
| Frequency ? | 3100 MHz |
| Turbo frequency | 3500 MHz |
| Bus speed ? | 5 GT/s DMI |
| Clock multiplier ? | 31 |
| Package | 1155-land Flip-Chip Land Grid Array |
| Socket | Socket 1155 (Socket H2) |
| Size | 1.48" x 1.48" / 3.75cm x 3.75cm |
| Weight | 1oz / 27g (CPU) 13.7oz / 389.5g (box) |
| Fan/heatsink | E97378-001 |
| Introduction date | April 23, 2012 (announcement) April 29, 2012 (launch) |
| Price at introduction | $184 (OEM)
$195 (box) |
| | | S-spec numbers |
| |
Production processors |
| Part number |
SR0PF |
| BX80637I53450 | + |
| BXC80637I53450 | + |
| CM8063701159406 | + |
|
| | | Architecture / Microarchitecture |
| Microarchitecture | Ivy Bridge |
| Processor core ? | Ivy Bridge |
| Manufacturing process | 0.022 micron |
| Data width | 64 bit |
| The number of cores | 4 |
| The number of threads | 4 |
| Floating Point Unit | Integrated |
| Level 1 cache size ? | 4 x 32 KB instruction caches
4 x 32 KB data caches |
| Level 2 cache size ? | 4 x 256 KB |
| Level 3 cache size | 6 MB shared cache |
| Physical memory | 32 GB |
| Multiprocessing | Uniprocessor |
| Features | - MMX instruction set
- SSE
- SSE2
- SSE3
- Supplemental SSE3
- SSE4.1 ?
- SSE4.2 ?
- AES instructions
- Advanced Vector Extensions
- Extended Memory 64 technology (EM64T) ?
- Execute disable bit ?
- Turbo Boost technology 2.0
- Virtualization technology (VT-x) ?
|
| Low power features | Enhanced SpeedStep technology ? |
| On-chip peripherals | - Dual-channel DDR3 memory controller
- Direct Media Interface
- PCI Express 3.0 interface
- HD 2500 graphics controller
|
| | | Electrical/Thermal parameters |
| Thermal Design Power ? | 77 Watt |
| |
| Notes on Intel CM8063701159406 |
- Integrated graphics controller runs at 650 MHz, and up to 1100 MHz in Turbo mode
- Memory controller supports DDR3-1333 and DDR3-1600 memory
|
CPUs, related to Intel Core i5-3450
• Highlighted numbers and features indicate whether specific processor performs better or worse than Core i5-3450
• Within each category, the CPUs are sorted from slower (at the top) to faster (at the bottom)
• List of related CPUs is not complete.
• Features abbreviations:
HT - Hyper-Threading TXT - Trusted Execution Unlock - Unlocked multiplier
Pictures (4)
|
| Intel Core i5-3450 box pictures |
|
|
 |
|
| |
|
Side view. Markings on the box:
i5-3450, 3.10 GHz, 6 MB Cache, LGA1155, 95W S-spec: SR0PF Product Code: BX80637I53450 UPC: 7-35858-24156-4 EAN: 5-032037-036276 MM#: 920526
Note that "95W" TDP value on the box is incorrect. |
 |
|
| |
|
View from the back. |
 |
|
| |
|
Front view. The box is identical to boxes of second generation (Sandy Bridge) Core i3 / i5 / i7 processors, i.e. it has the same height, width and depth, and the same design. Boxed 3450 uses the same stock heatsink/fan (HSF) as older Core i5 / i7 processors with 95 Watt TDP. By the way, it is the same HSF, that is shipped with Core i7-3770. |
 |
|
News
Apr 29, 2012: Last Monday Intel announced Ivy Bridge microprocessors, and
disclosed initial lineup for desktop and mobile markets. The same day
the announcement was followed by numerous reviews and benchmarks,
published by hardware news site. Today is another big day: the
processors are now officially released, and they are hitting retail.
Also today, Intel added new SKUs to official pricelist.
Apr 23, 2012: Today Intel announced Ivy Bridge (IVB) microarchitecture, as well as 15
quad-core microprocessors, and 5 wireless chipset options. Initial IVB
line-up includes six mobile processors, four desktop Core i7 CPUs with
Hyper-Threading, and five Core 5 desktop models without
Hyper-Threading. All processors will be available in OEM systems and in
retail later this month. Some processor benchmark results are already
available on Intel website, and earlier today many hardware news sites posted their
own reviews with detailed benchmarks.
Mar 27, 2012: Ivy Bridge launch was delayed twice. First time it slipped from the
first to the second quarter 2012, and then it was delayed by another
two weeks. Current launch date for desktop Ivy Bridge CPUs is set on
April 29, which was confirmed by two different sources,
Sweclockers
and Donanimhaber. That still left us in the dark in regards to mobile
processors, due to rumors that their launch was pushed back until June.
After seeing recent desktop and mobile roadmaps we can confirm that
both desktop and mobile IB chips will be released at the same time.
Dec 28, 2011: There has been a lot of talk recently about Intel reducing prices of Sandy Bridge CPUs in the run-up to the launch of Ivy Bridge. Digitimes today (December 28 ) published details including pricing and release dates for various Ivy Bridge processors and chipsets. Initial SKUs will be released on or around April 8 2012, with a few more parts following over the following few weeks.
Dec 19, 2011: Ivy Bridge micro-architecture, planned for the second quarter 2012,
will bring a number of enhancements to CPU and graphics portions of
the chip. The CPU cores will feature up to 15%, sometimes even higher
performance due to micro-architecture improvements and 100 MHz - 300
MHz higher Turbo Boost frequencies. HD 4000 and HD 2500 graphics
will add support for DirectX 11, and it will be considerably faster
than current HD 3000 and HD 2000 on-chip graphics. What's more
important, better performing Ivy Bridge CPUs will come with 20% lower
Thermal Design Power. It's great that upcoming CPUs will run cooler
and faster, but at what price? Based on pricing information, that
we've seen, desktop Ivy Bridge SKUs will have prices, in most cases
identical to Sandy Bridge predecessors.
Nov 27, 2011: Today we published details of upcoming Ivy Bridge microprocessors,
that were leaked by Zol.com.cn news site. As soon as we published the
story, we discovered that more detailed list of Ivy Bridge models was
leaked by corescn website.
Nov 27, 2011: In the second quart 2012, Intel is going to introduce 22nm shrink
of Sandy Bridge micro-architecture, codenamed Ivy Bridge. As
we previously reported, initial launch will include Core i5 and
Core i7 desktop microprocessors, along with Core i7 mobile models.
Processor numbers and some details of desktop Core i5s and Core i7s
were revealed this week by Zol.com.cn.
Benchmarks
|
| Tested processor |
| CPU ID: | 306A9 |
| CPU vendor string: | GenuineIntel |
| CPU name string: | Intel(R) Core(TM) i5-3450 CPU @ 3.10GHz |
Integer performance
| Part number |
|
Result |
Intel Core i7-2600 ? |
|
116.2% |
Intel Core i7-3770S ? |
|
113.9% |
Intel Core i5-3570K ? |
|
109.3% |
Intel Core i5-2500 ? |
|
100.8% |
Intel Core i5-2500K ? |
|
100.7% |
Intel Core i5-3450 ? |
|
100% |
Intel Core i7-2600S ? |
|
96.8% |
Intel Core i7-875K ? |
|
96.7% |
Intel Core i7-870 ? |
|
96.7% |
Intel Core i5-2400 ? |
|
94.9% |
Intel Core i7-2720QM (PGA) ? |
|
94.2% |
|
Floating Point performance
| Part number |
|
Result |
Intel Core i5-3570K ? |
|
109.2% |
AMD Phenom II X4 980 ? |
|
104.4% |
AMD Phenom II X4 975 ? |
|
101.8% |
Intel Core i5-2500K ? |
|
101.8% |
Intel Core i5-2500 ? |
|
101.7% |
Intel Core i5-3450 ? |
|
100% |
AMD Phenom II X4 970 (rev. E0) ? |
|
99.1% |
AMD Phenom II X4 970 (rev. C3) ? |
|
99% |
AMD Phenom II X4 965 (140W, BE) ? |
|
96.2% |
AMD Phenom II X4 965 (125W, BE) ? |
|
96.1% |
Intel Core i5-2400 ? |
|
95.8% |
|
MMX / SSE / SSE2 performance
| Part number |
|
Result |
Intel Core i7-920 ? |
|
109.7% |
Intel Core i5-3570K ? |
|
109.1% |
Intel Core i7-2630QM ? |
|
107.8% |
Intel Core i5-2500 ? |
|
101% |
Intel Core i5-2500K ? |
|
100.9% |
Intel Core i5-3450 ? |
|
100% |
Intel Core i5-3450S ? |
|
95.2% |
Intel Core i5-2400 ? |
|
94.6% |
AMD Phenom II X4 980 ? |
|
93.9% |
Intel Core i5-2320 ? |
|
91.5% |
AMD Phenom II X4 975 ? |
|
91.2% |
|
Memory-intensive program performance
| Part number |
|
Result |
Intel Core i7-2600 ? |
|
106.5% |
Intel Core i5-3570K ? |
|
106.5% |
Intel Core i5-2500K ? |
|
101.9% |
Intel Core i5-2500 ? |
|
101.7% |
Intel Core i7-2600S ? |
|
100.4% |
Intel Core i5-3450 ? |
|
100% |
Intel Core i7-2720QM (PGA) ? |
|
98.4% |
Intel Core i5-3450S ? |
|
97.8% |
Intel Core i5-2400 ? |
|
96.8% |
Intel Core i7-870 ? |
|
96% |
Intel Core i5-2320 ? |
|
95% |
|
CPU ID (1)
NOTE: CPU ID information below was taken from one CPU and
may include features that are not present in all different steppings of the
Intel Core i5 i5-3450 CPU.
| Manufacturer: | Intel |
| CPU Family: | Core i5 |
| Processor Number: | i5-3450 |
| Frequency: | 3481 MHz |
|
| Part number: | CM8063701159406 |
| S-Spec Number: | SR0PF |
| Comment: | |
| Submitted by: | CPU-World |
|
| General information |
| Vendor: | GenuineIntel |
| Processor name (BIOS): | Intel(R) Core(TM) i5-3450 CPU @ 3.10GHz |
| Cores: | 4 |
| Logical processors: | 4 |
| Processor type: | Original OEM Processor |
| CPUID signature: | 306A9 |
| Family: | 6 (06h) |
| Model: | 58 (03Ah) |
| Stepping: | 9 (09h) |
| TLB/Cache details: | 64-byte Prefetching
Data TLB0: 2-MB or 4-MB pages, 4-way associative, 32 entries
Data TLB: 4-KB Pages, 4-way set associative, 64 entries
Instruction TLB: 4-KB Pages, 4-way set associative, 128 entries
L2 TLB: 1-MB, 4-way set associative, 64-byte line size
Shared 2nd-level TLB: 4 KB pages, 4-way set associative, 512 entries |
| Cache: |
L1 data |
L1 instruction |
L2 |
L3 |
| Size: |
4 x 32 KB |
4 x 32 KB |
4 x 256 KB |
6 MB |
| Associativity: |
8-way set associative |
8-way set associative |
8-way set associative |
12-way set associative |
| Line size: |
64 bytes |
64 bytes |
64 bytes |
64 bytes |
| |
| Instruction set extensions | Additional instructions |
| MMX |
CLFLUSH |
| SSE |
CMOV |
| SSE2 |
CMPXCHG16B |
| SSE3 |
CMPXCHG8B |
| SSSE3 |
FXSAVE/FXRSTORE |
| SSE4.1 |
MONITOR/MWAIT |
| SSE4.2 |
PCLMULDQ |
| AES instructions |
POPCNT |
| AVX instructions |
SYSENTER/SYSEXIT |
| |
XSAVE/XRESTORE states |
| |
| Major features | Other features |
| On-chip Floating Point Unit |
36-bit page-size extensions |
| 64-bit / Intel 64 |
64-bit debug store |
| NX bit/XD-bit |
Advanced programmable interrupt controller |
| Intel Virtualization |
CPL qualified debug store |
| Turbo Boost |
Debug store |
| Enhanced SpeedStep |
Debugging extensions |
| |
Digital Thermal Sensor capability |
| |
LAHF/SAHF support in 64-bit mode |
| |
Machine check architecture |
| |
Machine check exception |
| |
Memory-type range registers |
| |
Model-specific registers |
| |
Page attribute table |
| |
Page global extension |
| |
Page-size extensions (4MB pages) |
| |
Pending break enable |
| |
Perfmon and Debug capability |
| |
Physical address extensions |
| |
Power Limit Notification capability |
| |
Process context identifiers |
| |
RDTSCP |
| |
Self-snoop |
| |
Support for half-precision convert instruction |
| |
TSC rate is ensured to be invariant across all states |
| |
Thermal monitor |
| |
Thermal monitor 2 |
| |
Thermal monitor and software controlled clock facilities |
| |
Time stamp counter |
| |
Timestamp counter deadline |
| |
Virtual 8086-mode enhancements |
| |
xTPR Update Control |
|
|