AMD Athlon II Neo Mobile K145 - AMK145LAV13GM
Specifications
The Neo K145 processor is based on enhanced K10 microarchitecture, and incorporates one CPU core, integrated dual-channel memory controller and one HyperTransport link. The CPU core operates at 1.8 GHz, and includes 128 KB level 1 and 1 MB level 2 cache. The memory controller supports DDR3 memory with maximum data rate 1066 MHz. The HyperThreading link is clocked at 1 GHz, which is lower than 1.6 GHz HyperTransport frequency on Turion II Neo models. The Athlon II K125 includes all instruction set extensions, that can be found in more expensive AMD CPUs - AMD64, SIMD support up to SSE3, and Virtualization. The K145 comes with several low-power features, including PowerNow! technology, and is rated at 12 Watt Thermal Design Power. This Athlon II Neo microprocessor is manufactured in ASB2 BGA package, which has lower profile and smaller size than the socket S1 packages. Upgrading this CPU is not possible, as the processor is soldered on a motherboard.
The Athlon II K145 offers up to 6% better performance than slower
K125 model. Under certain conditions, this model may be recommended
over low-power dual-core Athlon II CPUs. If your primary application
is single-threaded, then it will run faster on higher clocked K145
than on dual-core Athlon II Neo K325 or K345 models. If you run
multiple applications at a time, or a single multi-threaded
application, then the Athlon II Dual-Core Neo processors could be
faster.
| General information | |
| Type | CPU / Microprocessor |
| Market segment | Mobile |
| Family | AMD Athlon II Neo Mobile |
| Model number ? | K145 |
| CPU part number | AMK145LAV13GM is an OEM/tray microprocessor |
| Frequency ? | 1800 MHz |
| Bus speed ? | One 1000 MHz 16-bit HyperTransport link |
| Clock multiplier ? | 9 |
| Package | 812-ball ASB2 BGA |
| Socket | BGA812 |
| Introduction date | Jan 4, 2011 |
| Architecture / Microarchitecture | |
| Microarchitecture | K10 |
| Platform | Nile |
| Processor core ? | Geneva |
| Manufacturing process | 0.045 micron SOI |
| Data width | 64 bit |
| The number of cores | 1 |
| The number of threads | 1 |
| Floating Point Unit | Integrated |
| Level 1 cache size ? | 64 KB instruction cache 64 KB data cache |
| Level 2 cache size ? | 1 MB |
| Multiprocessing | Uniprocessor |
| Features |
|
| Low power features | PowerNow! |
| On-chip peripherals |
|
| Electrical/Thermal parameters | |
| Thermal Design Power ? | 12 Watt |
| Model | Cores / Threads |
Freq. | L2 cache |
TDP | Features |
|---|---|---|---|---|---|
| AMD Athlon II Neo Mobile family, BGA812 | |||||
| AMD Athlon II Neo K125 | 1 / 1 | 1.7 GHz | 1 MB | 12 Watt | |
| Other families, K10 micro-architecture, BGA812 | |||||
| AMD V Series V105 | 1 / 1 | 1.2 GHz | 512 KB | 9 Watt | |
| AMD Athlon II Neo K325 | 2 / 2 | 1.3 GHz | 2 MB | 12 Watt | |
| AMD Athlon II Neo K345 | 2 / 2 | 1.4 GHz | 2 MB | 12 Watt | |
| AMD Turion II Neo K625 | 2 / 2 | 1.5 GHz | 2 MB | 15 Watt | |
| AMD Turion II Neo K645 | 2 / 2 | 1.6 GHz | 2 MB | 15 Watt | |
| AMD Turion II Neo K665 | 2 / 2 | 1.7 GHz | 2 MB | 15 Watt | |
| AMD Turion II Neo K685 | 2 / 2 | 1.8 GHz | 2 MB | 15 Watt | |
• Within each category, the CPUs are sorted from slower (at the top) to faster (at the bottom)
Pictures (0)
News
CPU ID (1)
NOTE: CPU ID information below was taken from one CPU and may include features that are not present in all different steppings of the AMD Athlon II Neo Mobile K145 CPU.
|
|
| General information | |
|---|---|
| Vendor: | AuthenticAMD |
| Processor name (BIOS): | AMD Athlon(tm) II Neo K145 Processor |
| Cores: | 1 |
| Logical processors: | 1 |
| Processor type: | Original OEM Processor |
| Core stepping: | DA-C3 |
| CPUID signature: | 100F63 |
| Family: | 16 (010h) |
| Model: | 6 (06h) |
| Stepping: | 3 (03h) |
| Cache: | L1 data | L1 instruction | L2 |
|---|---|---|---|
| Size: | 64 KB | 64 KB | 1 MB |
| Associativity: | 2-way set associative |
2-way set associative |
16-way set associative |
| Line size: | 64 bytes | 64 bytes | 64 bytes |
| Lines per tag: | 1 | 1 | 1 |
| Instruction set extensions | Additional instructions | ||
|---|---|---|---|
| MMX | Advanced Bit manipulation | ||
| AMD extensions to MMX | CLFLUSH | ||
| 3DNow! | CMOV | ||
| Extensions to 3DNow! | CMPXCHG16B | ||
| SSE | CMPXCHG8B | ||
| SSE2 | FXSAVE/FXRSTORE | ||
| SSE3 | MONITOR/MWAIT | ||
| SSE4A | POPCNT | ||
| PREFETCH/PREFETCHW | |||
| SYSCALL/SYSRET | |||
| SYSENTER/SYSEXIT | |||
| Major features | Other features | ||
| On-chip Floating Point Unit | 1 GB large page support | ||
| 64-bit / Intel 64 | 100MHz multiplier control | ||
| NX bit/XD-bit | 36-bit page-size extensions | ||
| Secure Virtual Machine (Virtualization) | 64-bit SSE instructions | ||
| PowerNow! / Cool'n'Quiet | Advanced programmable interrupt controller | ||
| Debugging extensions | |||
| Extended APIC space | |||
| Hardware P-state control | |||
| Hardware thermal control | |||
| Instruction based sampling | |||
| LAHF/SAHF support in 64-bit mode | |||
| LBR virtualization | |||
| LOCK MOV CR0 means MOV CR8 | |||
| Machine check architecture | |||
| Machine check exception | |||
| Memory-type range registers | |||
| Model-specific registers | |||
| Nested page tables | |||
| OS visible workaround | |||
| Page attribute table | |||
| Page global extension | |||
| Page-size extensions (4MB pages) | |||
| Physical address extensions | |||
| RDTSCP | |||
| SKINIT and STGI support | |||
| SVM lock | |||
| Software thermal control | |||
| Support for NRIP save | |||
| THERMTRIP | |||
| TSC rate is ensured to be invariant across all states | |||
| Temperature sensor | |||
| Time stamp counter | |||
| Virtual 8086-mode enhancements | |||
| Watchdog timer support | |||
| Terms and Conditions · Privacy Policy · Contact Us | (c) Copyright 2003 - 2010 Gennadiy Shvets |