AMD Mobile Duron 850 - DHM0850AVS1BM

CPU Information

General information
TypeCPU / Microprocessor
FamilyAMD Mobile Duron
CPU part numberDHM0850AVS1BM
Stepping codeAGFCA
Frequency (MHz)  ? 850
Bus speed (MHz)  ? 200
Clock multiplier  ? 8.5
Package453-pin staggered ceramic PGA
1.95" x 1.95" (4.95 cm x 4.95 cm)
SocketSocket A (Socket 462)
 
Architecture / Microarchitecture
Manufacturing process0.18 micron copper process
Floating Point UnitIntegrated
Level 1 cache size  ? 64 KB code
64 KB data
Level 2 cache size  ? 16-way on-die 64 KB
Features
  • MMX technology
  • SSE
  • 3DNow! Professional
Low power features
  • PowerNow! Technology
  • Halt state
  • Stop Grant states
  • Sleep state  ? 
  • Probe state
 
Electrical/Thermal parameters
V core (V)  ? 1.4
Minimum/Maximum operating temperature (°C)  ? 0 - 95
 
Notes on AMD DHM0850AVS1BM
  • Actual bus frequency is 100 MHz. Because the processor uses Double Data Rate bus the effective bus speed is 200 MHz.

Pictures (1)

AMD Mobile Duron 850 DHM0850AVS1BM
2009-02-07 20:52:33
Posted by: Neon

Probably Compaq OEM. Marked AMD Athlon, so probably started as Athlon 4, then L2 disabled for sale as Duron.

850 MHz
revision A1 Camaro core
stepping AGFCA
AMD Mobile Duron 850 DHM0850AVS1BM

CPU ID

NOTE: CPU ID information below was taken from one CPU and may include features that are not present in all different steppings of the AMD Mobile Duron 850 CPU.

Manufacturer:AMD
Family:Mobile Duron
Model / Processor Number:850
Part number:DHM0850AVS1BM
S-Spec / Comment:Camaro 661 A1 AGFCA 0116DPAW 27100
Submitted by:Neon
General information
Vendor:AuthenticAMD
Processor name (BIOS):Unknown CPU Type
Cores:1
Processor type:Original OEM Processor
Core stepping:A2
CPUID signature:661
Family: 6 (06h)
Model: 6 (06h)
Stepping: 1 (01h)

Cache: L2
Size: 64 KB
Associativity: 16-way set associative
Line size: 64 bytes
Lines per tag: 1
 
Instruction set extensionsAdditonal instructions
MMX CMOV
AMD extensions to MMX CMPXCHG8B
3DNow! FXSAVE/FXRSTORE
Extensions to 3DNow! SYSCALL/SYSRET
SSE SYSENTER/SYSEXIT
 
Major featuresOther features
On-chip Floating Point Unit 36-bit page-size extensions
  Advanced programmable interrupt controller
  Debugging extensions
  Frequency ID control
  Machine check architecture
  Machine check exception
  Memory-type range registers
  Model-specific registers
  Page attribute table
  Page global extension
  Page-size extensions (4MB pages)
  Physical address extensions
  Temperature sensor
  Time stamp counter
  Virtual 8086-mode enhancements
  Voltage ID control

Comments (0)

Related Links
Architecture
Identification
Pinouts
Support chips
 
Add comment
Add picture
Link to this page

Where to buy
Related CPUs
Find Mobile Duron CPUs with:

Same socket

  Terms and Conditions · Contact Us (c) Copyright 2003 - 2008 Gennadiy Shvets