Cyrix MII-300GP (66 MHz 2.9V FCPGA)

Information

Cyrix MII-300GP (66 MHz 2.9V FCPGA)

 History

 IdentificationIdentification

 Pinouts

 Support chips
ZoomZoom
TypeMicroprocessor
Introduction date14-Apr-98
Data bus width32 bit
Package296-pin Flip-Chip Staggered Ceramic Pin Grid Array
1.952" x 1.952" (4.96 cm x 4.96 cm)
SocketSocket 7
Speed (MHz)233 (rated 300)
Bus frequency (MHz)66
Clock multiplier3.5
Low power features
  • Suspend mode
  • Stop clock mode
  • System Management mode
    Other featuresMMX technology
    Physical memory (GB)4
    Level 1 cache size256 bytes primary code cache
    64 KB unified data/code write-back cache
    Floating Point UnitIntegrated
    Min/Recommended/Max V core (V)2.8 / 2.9 / 3.0
    Min/Recommended/Max V I/O or secondary (V)3.135 / 3.3 / 3.465
    Min/Max operating temperature (°C)0 - 70
    Min/Typical/Max power dissipation (W)0.152 (Suspend mode) / 13 / 21.6
      
    Benchmark data
    CPUID of tested processor0600
    Family6
    Model0 (54)
    Revision/Stepping0 (08)
    Vendor ID stringCyrixInstead
      
    Tekram P5M4-M+ system[Explanation of benchmarks] [Compare with...]
    Dhrystone 2.1 (VAX MIPS)193.47
    Whetstone (KWIPS)74.04
    Linpack 100x100 (MFLOPS)24.66
    Sandra Dhrystone (MIPS)665
    Sandra Whetstone (MFLOPS)187
    Sandra MultiMedia Integer (it/s)695
    Sandra MultiMedia Floating Point (it/s)134
    Doom 1.9s high detail (FPS)90.86
    Doom 1.9s low detail (FPS)143.91
    Last modified: 4 Oct 2004 

    MII familyMII familyList of processor familiesList of processor families