Cyrix MII-300GP (75 MHz 2.9V)

Information

Cyrix MII-300GP (75 MHz 2.9V)

 History

 IdentificationIdentification

 Pinouts

 Support chips
ZoomZoom
TypeMicroprocessor
Introduction date14-Apr-98
Data bus width32 bit
Package296-pin Staggered Ceramic Pin Grid Array with heatspreader
1.952" x 1.952" (4.96 cm x 4.96 cm)
SocketSocket 7
Speed (MHz)225 (rated 300)
Bus frequency (MHz)75
Clock multiplier3
Low power features
  • Suspend mode
  • Stop clock mode
  • System Management mode
    Other featuresMMX technology
    Physical memory (GB)4
    Level 1 cache size256 bytes primary code cache
    64 KB unified data/code write-back cache
    Floating Point UnitIntegrated
    Min/Recommended/Max V core (V)2.8 / 2.9 / 3.0
    Min/Recommended/Max V I/O or secondary (V)3.135 / 3.3 / 3.465
    Min/Max operating temperature (°C)0 - 70
    Min/Typical/Max power dissipation (W)0.15 (Suspend mode) / 12.5 / 20.7
      
    Benchmark data
    CPUID of tested processor0601
    Family6
    Model0 (53)
    Revision/Stepping1 (13)
    Vendor ID stringCyrixInstead
      
    Tekram P5M4-M+ system[Explanation of benchmarks] [Compare with...]
    Dhrystone 2.1 (VAX MIPS)172.64
    Whetstone (KWIPS)70.48
    Linpack 100x100 (MFLOPS)23.79
    Sandra Dhrystone (MIPS)624
    Sandra Whetstone (MFLOPS)181
    Sandra MultiMedia Integer (it/s)620
    Sandra MultiMedia Floating Point (it/s)129
    Doom 1.9s high detail (FPS)60.97
    Doom 1.9s low detail (FPS)102.74
    Last modified: 4 Oct 2004 

    MII familyMII familyList of processor familiesList of processor families