Intel Pentium Pro 200 1 MB - GJ80521EX200 1M (BP80521200 1M)

CPU Information

General information
TypeCPU / Microprocessor
FamilyIntel Pentium Pro
CPU part numberGJ80521EX200 1M (Q004, Q005, Q013, Q106, SL259, SL25A)
Box part numberBP80521200 1M
Frequency (MHz)  ? 200
Bus speed (MHz)  ? 66
Clock multiplier  ? 3
Package387-pin Modified Staggered Plastic Pin Grid Array with aluminium heat spreader
2.66" x 2.46" (6.76 cm x 6.25 cm)
SocketSocket 8
Introduction date18-Aug-97
Price at introduction$2675
Upgrade optionsPentium II Overdrive
 
Architecture / Microarchitecture
Core steppingsB1 (SL259, SL25A)
Manufacturing process0.35 micron BiCMOS process
5.5 million transistors
Data width32 bit
Data bus width64 bit
Floating Point UnitIntegrated
Level 1 cache size  ? 8 KB code and 8 KB data
Level 2 cache size  ? 1 MB
 
Electrical/Thermal parameters
V core (V)  ? 3.3
Minimum/Maximum operating temperature (°C)  ? 0 - 80
Minimum/Typical/Maximum power dissipation (W)0.3 / 43 / 47

Pictures (1)

Pre-production version

200 MHz
256 KB L2 cache
387-pin modified plastic PGA

Pre-production version
Image reduced 2x times
Intel Pentium Pro 200 1 MB - GJ80521EX200 1M (BP80521200 1M)

CPU ID

NOTE: CPU ID information below was taken from one CPU and may include features that are not present in all different steppings of the Intel Pentium Pro 200 MHz CPU.

Manufacturer:Intel
Family:Pentium Pro
Model / Processor Number:200 MHz
Part number:GJ80521EX200 1M
S-Spec / Comment:SL259
Submitted by:cocoe
General information
Vendor:GenuineIntel
Processor type:Original OEM Processor
CPUID signature:619
Family: 6 (06h)
Model: 1 (01h)
Stepping: 9 (09h)
TLB/Cache details:Data TLB: 4-KB Pages, 4-way set associative, 64 entries
Data TLB: 4-MB Pages, 4-way set associative, 8 entries
Instruction TLB: 4-KB Pages, 4-way set associative, 32 entries
Instruction TLB: 4-MB Pages, fully associative, 2 entries

Cache: L1 (data) L1 (instruction) L2
Size: 8 KB 8 KB 1 MB
Associativity: 2-way set associative 4-way set associative 4-way set associative
Line size: 32 bytes 32 bytes 32 bytes
 
Instruction set extensionsAdditonal instructions
  CMOV
  CMPXCHG8B
 
Major featuresOther features
On-chip Floating Point Unit Debugging extensions
  Machine check architecture
  Machine check exception
  Memory-type range registers
  Model-specific registers
  Page global extension
  Page-size extensions (4MB pages)
  Physical address extensions
  Time stamp counter
  Virtual 8086-mode enhancements

Comments (0)

Related Links
Architecture
Identification
Pinouts
Support chips
 
Add comment
Add picture
Link to this page

Where to buy
  Terms and Conditions · Contact Us (c) Copyright 2003 - 2008 Gennadiy Shvets