Intel Mobile Pentium III 600 - KP80526GY600256 (BXM80526B600256)

CPU Information

General information
TypeCPU / Microprocessor
FamilyIntel Mobile Pentium III
CPU part numberKP80526GY600256 (QE49, SL3PM, SL443, SL4JX)
Box part numberBXM80526B600256 (SL3TP, SL46V, SL4PM)
Frequency (MHz)  ? 600
Bus speed (MHz)  ? 100
Clock multiplier  ? 6
Package495-pin micro-PGA2 (PPGA-B495)
1.35" x 1.11" (3.42 cm x 2.83 cm)
Introduction dateJan 18, 2000
Price at introduction$423
 
Architecture / Microarchitecture
Processor coreCoppermine
Core steppingsPA2 (SL3PM, SL3TP)
PB0 (SL443, SL46V)
PC0 (SL4JX, SL4PM)
Manufacturing process0.18 micron
28 million transistors
Data width32 bit
Floating Point UnitIntegrated
Level 1 cache size  ? 16 KB 4-way set associative instruction cache
16 KB 4-way set associative write-back data cache
Level 2 cache size  ? 256 KB 8-way set associative on-die cache
Features
  • MMX technology
  • SSE
Low power features
  • Stop Grant mode  ? 
  • Auto Halt mode  ? 
  • Sleep mode  ? 
  • Deep Sleep mode  ? 
  • Quick Start mode
  • SpeedStep technology  ? 
 
Electrical/Thermal parameters
Min/Recommended/Max V core (V)1.485 / 1.6 / 1.64
Minimum/Maximum operating temperature (°C)  ? 0 - 100
Minimum/Maximum power dissipation (W)  ? 3.61 (Stop Grant mode) / 20.66
 
Notes on Intel KP80526GY600256
  • Markings on the processor are "KP 600/256"
  • The CPU runs at 500 MHz in battery-optimized mode (1.35 Volt)

Pictures (0)

CPU ID

NOTE: CPU ID information below was taken from one CPU and may include features that are not present in all different steppings of the Intel Mobile Pentium III 600 MHz / 495 pin CPU.

Manufacturer:Intel
Family:Mobile Pentium III
Model / Processor Number:600 MHz / 495 pin
Part number:KP80526GY600256
S-Spec / Comment:SL4JX
Submitted by:cocoe
General information
Vendor:GenuineIntel
Processor type:Original OEM Processor
CPUID signature:686
Family: 6 (06h)
Model: 8 (08h)
Stepping: 6 (06h)
TLB/Cache details:Data TLB: 4-KB Pages, 4-way set associative, 64 entries
Data TLB: 4-MB Pages, 4-way set associative, 8 entries
Instruction TLB: 4-KB Pages, 4-way set associative, 32 entries
Instruction TLB: 4-MB Pages, fully associative, 2 entries

Cache: L1 (data) L1 (instruction) L2
Size: 16 KB 16 KB 256 KB
Associativity: 4-way set associative 4-way set associative 8-way set associative
Line size: 32 bytes 32 bytes 32 bytes
 
Instruction set extensionsAdditonal instructions
MMX CMOV
SSE CMPXCHG8B
  FXSAVE/FXRSTORE
  SYSENTER/SYSEXIT
 
Major featuresOther features
On-chip Floating Point Unit 36-bit page-size extensions
  Debugging extensions
  Machine check architecture
  Machine check exception
  Memory-type range registers
  Model-specific registers
  Page attribute table
  Page global extension
  Page-size extensions (4MB pages)
  Physical address extensions
  Time stamp counter
  Virtual 8086-mode enhancements

Comments (0)

Related Links
Architecture
Identification
Pinouts
Support chips
 
Add comment
Add picture
Link to this page

Where to buy
Related CPUs
Find Mobile Pentium III CPUs with:

  Terms and Conditions · Contact Us (c) Copyright 2003 - 2008 Gennadiy Shvets