CPU Information
| General information |
| Type | CPU / Microprocessor |
| Frequency (MHz) ? | 50 |
| Clock multiplier ? | 2, 3 or 4 |
| Package | 447-pin staggered ceramic PGA |
| | | Architecture / Microarchitecture |
| Manufacturing process | 1.3 million transistors |
| Data width | 64 bit |
| Floating Point Unit | Integrated |
| Level 1 cache size ? | 8 KB direct-mapped code cache, can be expanded to 32 KB
8 KB direct-mapped write-back data cache, can be expanded to 32 KB |
| Level 2 cache size ? | External 128 KB - 4 MB |
| Physical memory (GB) | 64 |
| Virtual memory | 2 GB (32-bit mode); 1 TB (64-bit mode) |
| On-chip peripherals | - 128-bit secondary cache bus interface
- System control coprocessor
- Memory management unit
|
| | | Electrical/Thermal parameters | | |
| Notes |
- Internal pipeline operates at 100 MHz.
|
Pictures (1)
|
| NEC D30401RJ-50 (VR4000SC-50) |
50 MHz |
.jpg) |
|
|
|
.jpg)