Sun Microsystems UltraSparc IIi family

Year:199?
Bus width:64

Sun UltraSparc IIi is the second generation of UltraSparc processors. This 64-bit microprocessor is backwards compatible with UltraSparc I and UltraSparc II. The CPU implements UPA bus architecture, and integrates PCI controller, I/O memory management and control units, memory controller, and level 2 cache controller. The UltraSparc IIi CPU supports up to 2 MB level 2 external cache.

Related Links
Architecture
Identification
Pinouts
Support chips
Link to this page
  Terms and Conditions · Contact Us (c) Copyright 2003 - 2008 Gennadiy Shvets