| News · Chips · Information · Forum · Links · About | ||
|---|---|---|
| Identification · Pinouts · S-Spec numbers · Glossary | ||
Dynamic Cache Sizing |
|---|
Dynamic Cache Sizing is feature that lowers CPU power consumption by powering down parts or all of L2 cache. The feature is activated only when one of CPU cores is under very light load, and another CPU core is idle. This feature is used by Enhanced Deeper Sleep state to further reduce processor's power consumption. In this Enhanced state the CPU first flushes and disables the L2 cache, and then lowers the core voltage. |
| Terms and Conditions · Contact Us | (c) Copyright 2003 - 2008 Gennadiy Shvets |