CPUID information (beta)
|
|
| General information | |
|---|---|
| Vendor: | GenuineIntel |
| Processor name (BIOS): | Intel(R) Atom(TM) CPU N270 @ 1.60GHz |
| Cores: | 1 |
| Logical processors: | 2 |
| Processor type: | Original OEM Processor |
| CPUID signature: | 106C2 |
| Family: | 6 (06h) |
| Model: | 28 (01Ch) |
| Stepping: | 2 (02h) |
| TLB/Cache details: | Data TLB0: 4-KB pages, fully associative, 16 entries Data TLB: 4-KB Pages, 4-way set associative, 64 entries Data TLB: 4-KB or 4-MB Pages, 4-way set associative, 8 entries Instruction TLB: 4-KB pages, 32 entries |
| Cache: | L1 data | L1 instruction | L2 |
|---|---|---|---|
| Size: | 24 KB | 32 KB | 512 KB |
| Associativity: | 6-way set associative |
8-way set associative |
8-way set associative |
| Line size: | 64 bytes | 64 bytes | 64 bytes |
| Comments: | Direct-mapped | Direct-mapped | Non-inclusive Direct-mapped |
| Instruction set extensions | Additional instructions | ||
|---|---|---|---|
| MMX | CLFLUSH | ||
| SSE | CMOV | ||
| SSE2 | CMPXCHG8B | ||
| SSE3 | FXSAVE/FXRSTORE | ||
| SSSE3 | MONITOR/MWAIT | ||
| MOVBE | |||
| SYSENTER/SYSEXIT | |||
| Major features | Other features | ||
| On-chip Floating Point Unit | 64-bit debug store | ||
| NX bit/XD-bit | Advanced programmable interrupt controller | ||
| Hyper-Threading Technology | CPL qualified debug store | ||
| Enhanced SpeedStep | Debug store | ||
| Debugging extensions | |||
| Digital Thermal Sensor capability | |||
| LAHF / SAHF support in 64-bit mode | |||
| Machine check architecture | |||
| Machine check exception | |||
| Memory-type range registers | |||
| Model-specific registers | |||
| Page attribute table | |||
| Page global extension | |||
| Page-size extensions (4MB pages) | |||
| Pending break enable | |||
| Perfmon and Debug capability | |||
| Physical address extensions | |||
| Self-snoop | |||
| Thermal monitor | |||
| Thermal monitor 2 | |||
| Thermal monitor and software controlled clock facilities | |||
| Time stamp counter | |||
| Virtual 8086-mode enhancements | |||
| xTPR Update Control | |||
| Terms and Conditions · Privacy Policy · Contact Us | (c) Copyright 2003 - 2010 Gennadiy Shvets |