Search CPU-World

Search site contents:

Q38Z (Intel Celeron D 3.2 GHz)

Identify another S-Spec code, or another CPU:

The specs can be used for short-term listings on auction and classifieds sites:

Get HTML and forum link code in case if you want to link to this page:

Search S-Specs

Find Celeron D S-Spec numbers with:

Same socket

Q38Z specifications

General information
TypeCPU / Microprocessor
FamilyIntel Celeron D
Part numberJM80547RE088256
Processor markings80547RE088256
Frequency (GHz)  ? 3.2
Bus speed (MHz)  ? 533
Clock multiplier  ? 24
Package type775-land FC-LGA4
Socket typeSocket 775 (LGA775)
 
Architecture / Microarchitecture / Other
L2 cache size (KB)  ? 256
 
Notes on sSpec Q38Z
  • Engineering sample.
  • The processor is marked as Q38ZES

Related S-Spec numbers

In addition to the Q38Z S-Spec, this processor was also manufactured with a few production and pre-production S-Spec numbers:

SteppingS-Spec JM80547RE088256 BX80547RE3200C
G1 QFNN +  
Unknown Q38Z +  
SL7LG +  

NOTE: Engineering and qualifications samples are marked with this color


Q38Z CPUID information

Intel Genuine Intel 350J Q38ZES
Part number:JM80547RE088256
Frequency:3196 MHz
Comment:
Submitted by:CPU-World
 
General information
Vendor:GenuineIntel
Processor name (BIOS): Genuine Intel(R) CPU 3.20GHz
Cores:1
Logical processors:1
Processor type:Original OEM Processor
CPUID signature:F41
Family:15 (0Fh)
Model: 4 (04h)
Stepping: 1 (01h)
TLB/Cache details:Data TLB: 4-KB or 4-MB pages, fully associative, 64 entries
Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries
No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache

Cache: L1 data L1 instruction L2
Size: 16 KB 12K uops 256 KB
Associativity: 8-way set
associative
8-way set
associative
4-way set
associative
Line size: 64 bytes   64 bytes
Comments: sectored cache   sectored cache
 
Instruction set extensionsAdditional instructions
MMX CLFLUSH
SSE CMOV
SSE2 CMPXCHG16B
SSE3 CMPXCHG8B
  FXSAVE/FXRSTORE
  MONITOR/MWAIT
  SYSENTER/SYSEXIT
 
Major featuresOther features
On-chip Floating Point Unit 36-bit page-size extensions
64-bit / Intel 64 64-bit debug store
NX bit/XD-bit Advanced programmable interrupt controller
  CPL qualified debug store
  Debug store
  Debugging extensions
  L1 context ID
  Machine check architecture
  Machine check exception
  Memory-type range registers
  Model-specific registers
  Page attribute table
  Page global extension
  Page-size extensions (4MB pages)
  Pending break enable
  Physical address extensions
  Self-snoop
  Thermal monitor
  Thermal monitor 2
  Thermal monitor and software controlled clock facilities
  Time stamp counter
  Virtual 8086-mode enhancements
  xTPR Update Control
Comments

Terms and Conditions · Privacy Policy · Contact Us (c) Copyright 2003 - 2010 Gennadiy Shvets