QDIC (Intel Pentium 4 2.667 GHz)
Specifications
| General information |
| Type | CPU / Microprocessor |
| Family | Intel Pentium 4 |
| Part number | JM80547PE0671M |
| Processor markings | JM80547PE0671M |
| Frequency (GHz) | 2.667 |
| Bus speed (MHz) ? | 533 |
| Clock multiplier ? | 20 |
| Package type | 775-land FC-LGA4 |
| Socket type | Socket 775 (LGA775) |
| |
| Architecture / Microarchitecture / Other |
| Processor core | Prescott |
| Manufacturing technology (micron) | 0.09 |
| L2 cache size (KB) ? | 1024 |
| |
| Notes on sSpec QDIC |
- Engineering sample.
- The processor is marked as QDICES
|
| |
CPU ID (1)
| Intel Pentium 4 505 QDICES |
|---|
| Part number: | JM80547PE0671M |
| Frequency: | 2664 MHz |
|
| Comment: | |
| Submitted by: | CPU-World |
|
| |
| General information |
|---|
| Vendor: | GenuineIntel |
| Processor name (BIOS): | Genuine Intel(R) CPU 2.66GHz |
| Cores: | 1 |
| Logical processors: | 1 |
| Processor type: | Original OEM Processor |
| CPUID signature: | F41 |
| Family: | 15 (0Fh) |
| Model: | 4 (04h) |
| Stepping: | 1 (01h) |
| TLB/Cache details: | Data TLB: 4-KB or 4-MB pages, fully associative, 64 entries
Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries
No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache |
| Cache: |
L1 data |
L1 instruction |
L2 |
|---|
| Size: |
16 KB |
12K uops |
1 MB |
| Associativity: |
8-way set
associative |
8-way set
associative |
8-way set
associative |
| Line size: |
64 bytes |
|
64 bytes |
| Comments: |
sectored cache |
|
sectored cache |
| |
| Instruction set extensions | Additional instructions |
|---|
| MMX |
CLFLUSH |
| SSE |
CMOV |
| SSE2 |
CMPXCHG8B |
| SSE3 |
FXSAVE/FXRSTORE |
| |
MONITOR/MWAIT |
| |
SYSENTER/SYSEXIT |
| |
| Major features | Other features |
|---|
| On-chip Floating Point Unit |
36-bit page-size extensions |
| NX bit/XD-bit |
64-bit debug store |
| |
Advanced programmable interrupt controller |
| |
CPL qualified debug store |
| |
Debug store |
| |
Debugging extensions |
| |
L1 context ID |
| |
Machine check architecture |
| |
Machine check exception |
| |
Memory-type range registers |
| |
Model-specific registers |
| |
Page attribute table |
| |
Page global extension |
| |
Page-size extensions (4MB pages) |
| |
Pending break enable |
| |
Physical address extensions |
| |
Self-snoop |
| |
Thermal monitor |
| |
Thermal monitor 2 |
| |
Thermal monitor and software controlled clock facilities |
| |
Time stamp counter |
| |
Virtual 8086-mode enhancements |
| |
xTPR Update Control |
