SL2SY (Intel Celeron 266 MHz)
Specifications
| General information |
| Type | CPU / Microprocessor |
| Family | Intel Celeron |
| Frequency (MHz) | 266 |
| Bus speed (MHz) ? | 66 |
| Clock multiplier ? | 4 |
| Package type | SEPP Rev. 1 |
| Socket type | Slot 1 |
| |
| Architecture / Microarchitecture / Other |
| CPUID | 0650h |
| Core stepping | A0 |
| Processor core | Covington |
| Manufacturing technology (micron) | 0.25 |
| L2 cache size (KB) ? | 0 |
| Core voltage (V) ? | 2 |
| Case temperature (°C) ? | 85 |
| |
There are no notes on sSpec SL2SY |
| |
CPU ID (1)
| Intel Celeron 266 MHz SL2SY |
|---|
| Part number: | 266/66 SEPP |
| Frequency: | 265 MHz |
|
| Comment: | |
| Submitted by: | cocoe |
|
| |
| General information |
|---|
| Vendor: | GenuineIntel |
| Processor type: | Original OEM Processor |
| CPUID signature: | 650 |
| Family: | 6 (06h) |
| Model: | 5 (05h) |
| Stepping: | 0 (00h) |
| TLB/Cache details: | Data TLB: 4-KB Pages, 4-way set associative, 64 entries
Data TLB: 4-MB Pages, 4-way set associative, 8 entries
Instruction TLB: 4-KB Pages, 4-way set associative, 32 entries
Instruction TLB: 4-MB Pages, fully associative, 2 entries
No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache |
| Cache: |
L1 data |
L1 instruction |
|---|
| Size: |
16 KB |
16 KB |
| Associativity: |
4-way set associative |
4-way set associative |
| Line size: |
32 bytes |
32 bytes |
| |
| Instruction set extensions | Additional instructions |
|---|
| MMX |
CMOV |
| |
CMPXCHG8B |
| |
FXSAVE/FXRSTORE |
| |
SYSENTER/SYSEXIT |
| |
| Major features | Other features |
|---|
| On-chip Floating Point Unit |
36-bit page-size extensions |
| |
Debugging extensions |
| |
Machine check architecture |
| |
Machine check exception |
| |
Memory-type range registers |
| |
Model-specific registers |
| |
Page attribute table |
| |
Page global extension |
| |
Page-size extensions (4MB pages) |
| |
Physical address extensions |
| |
Time stamp counter |
| |
Virtual 8086-mode enhancements |
