SL5ZA (Intel Xeon 2.2 GHz)
Specifications
| General information |
| Type | CPU / Microprocessor |
| Family | Intel Xeon |
| Part number | BX80532KC2200D BX80532KC2200DU RN80532KC049512 |
| Processor markings | 2200DP/512L2/400/1.5V? |
| Frequency (GHz) | 2.2 |
| Bus speed (MHz) ? | 400 |
| Package type | 603-pin FC-BGA/mPGA |
| Socket type | Socket 603 Socket 604 |
| |
| Architecture / Microarchitecture / Other |
| CPUID | 0F24h |
| Core stepping | B0 |
| Next stepping | QML9 |
| Next production stepping | SL6EN |
| Processor core | Prestonia |
| Manufacturing technology (micron) | 0.13 |
| L2 cache size (KB) ? | 512 |
| Core voltage (V) ? | 1.5 |
| Case temperature (°C) ? | 72 |
| Processor interposer revision | 01 |
| |
| Notes on sSpec SL5ZA |
- The processor is installed on a micro pin grid array (mPGA) interposer. The overall processor package is called INT-mPGA.
|
| |
CPU ID (1)
| Intel Xeon 2.20 GHz SL5ZA |
| Part number: | RN80532KC0492M |
| Frequency: | 2180 MHz |
|
| Comment: | IBM Intelistation M Pro 6850-55U / Windows 7 Professional |
| Submitted by: | Michael W. Block |
|
| |
| General information |
| Vendor: | GenuineIntel |
| Processor name (BIOS): | Intel(R) XEON(TM) CPU 2.20GHz |
| Cores: | 1 |
| Logical processors: | 2 |
| Processor type: | Original OEM Processor |
| CPUID signature: | F24 |
| Family: | 15 (0Fh) |
| Model: | 2 (02h) |
| Stepping: | 4 (04h) |
| TLB/Cache details: | Data TLB: 4-KB or 4-MB pages, fully associative, 64 entries
Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries
No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache |
| Cache: |
L1 data |
L1 instruction |
L2 |
| Size: |
8 KB |
12K uops |
512 KB |
| Associativity: |
4-way set associative |
8-way set associative |
8-way set associative |
| Line size: |
64 bytes |
|
64 bytes |
| Comments: |
sectored cache |
|
sectored cache |
| |
| Instruction set extensions | Additional instructions |
| MMX |
CLFLUSH |
| SSE |
CMOV |
| SSE2 |
CMPXCHG8B |
| |
FXSAVE/FXRSTORE |
| |
SYSENTER/SYSEXIT |
| |
| Major features | Other features |
| On-chip Floating Point Unit |
36-bit page-size extensions |
| Hyper-Threading Technology |
Advanced programmable interrupt controller |
| |
Debug store |
| |
Debugging extensions |
| |
Machine check architecture |
| |
Machine check exception |
| |
Memory-type range registers |
| |
Model-specific registers |
| |
Page attribute table |
| |
Page global extension |
| |
Page-size extensions (4MB pages) |
| |
Physical address extensions |
| |
Self-snoop |
| |
Thermal monitor |
| |
Thermal monitor and software controlled clock facilities |
| |
Time stamp counter |
| |
Virtual 8086-mode enhancements |