SL7J7 (Intel Pentium 4 540)
Specifications
| General information |
| Type | CPU / Microprocessor |
| Family | Intel Pentium 4 |
| Processor number ? | 540 |
| Part number | BX80547PG3200E JM80547PG0881M |
| Processor markings | 3.20GHZ/1M/800 |
| Frequency (GHz) | 3.2 |
| Bus speed (MHz) ? | 800 |
| Clock multiplier ? | 16 |
| Package type | 775-land FC-LGA4 |
| Socket type | Socket 775 (LGA775) |
| |
| Architecture / Microarchitecture / Other |
| CPUID | 0F34h |
| Core stepping | D0 |
| Next stepping | Q98X |
| Next production stepping | SL7PW |
| Processor core | Prescott |
| Manufacturing technology (micron) | 0.09 |
| L2 cache size (KB) ? | 1024 |
| Features | Hyper-Threading technology |
| Core voltage (V) ? | 1.4 |
| Case temperature (°C) ? | 67.7 |
| |
| Notes on sSpec SL7J7 |
- Microprocessors with this S-Spec have multiple VIDs.
|
| |
CPU ID (1)
| Intel Pentium 4 540 SL7J7 |
| Part number: | JM80547PG0881M |
| Frequency: | 3200 MHz |
|
| Comment: | |
| Submitted by: | CPU-World |
|
| |
| General information |
| Vendor: | GenuineIntel |
| Processor name (BIOS): | Intel(R) Pentium(R) 4 CPU 3.20GHz |
| Cores: | 1 |
| Logical processors: | 2 |
| Processor type: | Original OEM Processor |
| CPUID signature: | F34 |
| Family: | 15 (0Fh) |
| Model: | 3 (03h) |
| Stepping: | 4 (04h) |
| TLB/Cache details: | Data TLB: 4-KB or 4-MB pages, fully associative, 64 entries
Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries
No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache |
| Cache: |
L1 data |
L1 instruction |
L2 |
| Size: |
16 KB |
12K uops |
1 MB |
| Associativity: |
8-way set associative |
8-way set associative |
8-way set associative |
| Line size: |
64 bytes |
|
64 bytes |
| Comments: |
Direct-mapped |
|
Non-inclusive Direct-mapped |
| |
| Instruction set extensions | Additional instructions |
| MMX |
CLFLUSH |
| SSE |
CMOV |
| SSE2 |
CMPXCHG8B |
| SSE3 |
FXSAVE/FXRSTORE |
| |
MONITOR/MWAIT |
| |
SYSENTER/SYSEXIT |
| |
| Major features | Other features |
| On-chip Floating Point Unit |
36-bit page-size extensions |
| Hyper-Threading Technology |
64-bit debug store |
| |
Advanced programmable interrupt controller |
| |
CPL qualified debug store |
| |
Debug store |
| |
Debugging extensions |
| |
L1 context ID |
| |
Machine check architecture |
| |
Machine check exception |
| |
Memory-type range registers |
| |
Model-specific registers |
| |
Page attribute table |
| |
Page global extension |
| |
Page-size extensions (4MB pages) |
| |
Pending break enable |
| |
Physical address extensions |
| |
Self-snoop |
| |
Thermal monitor |
| |
Thermal monitor and software controlled clock facilities |
| |
Time stamp counter |
| |
Virtual 8086-mode enhancements |
| |
xTPR Update Control |
Pentium 4 540 SL7J7
Front Image
Back Image