 |
News · Chips · Information · Forum · Links · About |
|---|---|
| Identification · Pinouts · S-Spec numbers · Glossary | |
SL968 (Intel Xeon 5080)
Specifications
| General information | |
| Type | CPU / Microprocessor |
| Family | Intel Xeon |
| Processor number ? | 5080 |
| Part number | HH80555KH1094M BX805555080A BX805555080P |
| Frequency (GHz) | 3.733 |
| Bus speed (MHz) ? | 1066 |
| Package type | 771-land FC-LGA6/mLGA |
| Socket type | Socket 771 (LGA771) |
| Architecture / Microarchitecture / Other | |
| CPUID | 0F64h |
| Core stepping | C1 |
| Processor core | Dempsey |
| Manufacturing technology (micron) | 0.065 |
| Number of cores | 2 |
| L2 cache size (KB) ? | 4096 |
| Features | Enhanced SpeedStep technology ? Execute disable bit ? Hyper-Threading technology Virtualization technology |
| Core voltage (V) ? | 1.25 - 1.4 |
| Case temperature (°C) ? | 78 |
| Notes on sSpec SL968 | |
| |
CPU ID (1)
| Intel Xeon 3.73 GHz SL968 | |||||||||
|---|---|---|---|---|---|---|---|---|---|
|
| ||||||||
| General information | |
|---|---|
| Vendor: | GenuineIntel |
| Processor name (BIOS): | Intel(R) Xeon(TM) CPU 3.73GHz |
| Cores: | 2 |
| Logical processors: | 4 |
| Processor type: | Original OEM Processor |
| CPUID signature: | F64 |
| Family: | 15 (0Fh) |
| Model: | 6 (06h) |
| Stepping: | 4 (04h) |
| TLB/Cache details: | Data TLB: 4-KB or 4-MB pages, fully associative, 64 entries Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache |
| Cache: | L1 data | L1 instruction | L2 |
|---|---|---|---|
| Size: | 2 x 16 KB | 12K uops | 2 x 2 MB |
| Associativity: | 8-way set associative |
8-way set associative |
8-way set associative |
| Line size: | 64 bytes | 64 bytes | |
| Comments: | sectored cache |
| Instruction set extensions | Additional instructions | ||
|---|---|---|---|
| MMX | CLFLUSH | ||
| SSE | CMOV | ||
| SSE2 | CMPXCHG16B | ||
| SSE3 | CMPXCHG8B | ||
| FXSAVE/FXRSTORE | |||
| MONITOR/MWAIT | |||
| SYSENTER/SYSEXIT | |||
| Major features | Other features | ||
| On-chip Floating Point Unit | 36-bit page-size extensions | ||
| 64-bit / Intel 64 | 64-bit debug store | ||
| NX bit/XD-bit | Advanced programmable interrupt controller | ||
| Hyper-Threading Technology | CPL qualified debug store | ||
| Intel Virtualization | Debug store | ||
| Enhanced SpeedStep | Debugging extensions | ||
| L1 context ID | |||
| LAHF/SAHF support in 64-bit mode | |||
| Machine check architecture | |||
| Machine check exception | |||
| Memory-type range registers | |||
| Model-specific registers | |||
| Page attribute table | |||
| Page global extension | |||
| Page-size extensions (4MB pages) | |||
| Pending break enable | |||
| Perfmon and Debug capability | |||
| Physical address extensions | |||
| Self-snoop | |||
| Thermal monitor | |||
| Thermal monitor and software controlled clock facilities | |||
| Time stamp counter | |||
| Virtual 8086-mode enhancements | |||
| xTPR Update Control | |||
| Terms and Conditions · Privacy Policy · Contact Us | (c) Copyright 2003 - 2010 Gennadiy Shvets |
Search CPU-World
Identify part
Where to buy
Related S-Specs
Find Xeon S-Spec numbers with: