Search CPU-World

Search site contents:

SL9XN (Intel Celeron 430)

Identify another S-Spec code, or another CPU:

The specs can be used for short-term listings on auction and classifieds sites:

Get HTML and forum link code in case if you want to link to this page:

Search S-Specs

Find Celeron S-Spec numbers with:

Same socket
Same CPUID
Same stepping

SL9XN specifications

General information
TypeCPU / Microprocessor
FamilyIntel Celeron
Processor number  ? 430
Part numberHH80557RG033512
BX80557430
BXC80557430
Frequency (GHz)  ? 1.8
Bus speed (MHz)  ? 800
Clock multiplier  ? 9
Package type775-land FC-LGA6
Socket typeSocket 775 (LGA775)
 
Architecture / Microarchitecture / Other
CPUID10661h
Core steppingA1
Manufacturing technology (micron)0.065
L2 cache size (KB)  ? 512
FeaturesEM64T technology  ? 
Enhanced SpeedStep technology  ? 
Execute disable bit  ? 
Extended Halt state
Thermal Monitor 2
Core voltage (V)  ? 1 - 1.3375
Case temperature (°C)  ? 60.4
Thermal Design Power (Watt)  ? 35
 
Notes on sSpec SL9XN
  • The processor supports the 775_VR_CONFIG_06 guidelines for processors with TDP up to 65 Watt, and Iccmax up to 75A.
  • The processor supports the 775_VR_CONFIG_05B (performance) guidelines for processors with TDP up to 130 Watt, Iccmax up to 125A, and VID up to 1.4V.

SL9XN CPUID information

Intel Celeron 430 SL9XN
Part number:HH80557RG033512
Frequency:
Comment:
Submitted by:CPU-World
 
General information
Vendor:GenuineIntel
Processor name (BIOS):Intel(R) Celeron(R) D CPU 430 @ 1.80GHz
Cores:1
Logical processors:1
Processor type:Original OEM Processor
CPUID signature:10661
Family: 6 (06h)
Model:22 (016h)
Stepping: 1 (01h)
TLB/Cache details:64-byte Prefetching
Data TLB: 4-KB Pages, 4-way set associative, 256 entries
Data TLB: 4-MB Pages, 4-way set associative, 32 entries
Instruction TLB: 2-MB pages, 4-way, 8 entries or 4M pages, 4-way, 4 entries
Instruction TLB: 4-KB Pages, 4-way set associative, 128 entries
L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries
L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries

Cache: L1 data L1 instruction L2
Size: 32 KB 32 KB 512 KB
Associativity: 8-way set
associative
8-way set
associative
2-way set
associative
Line size: 64 bytes 64 bytes 64 bytes
 
Instruction set extensionsAdditional instructions
MMX CLFLUSH
SSE CMOV
SSE2 CMPXCHG16B
SSE3 CMPXCHG8B
SSSE3 FXSAVE/FXRSTORE
  MONITOR/MWAIT
  SYSENTER/SYSEXIT
 
Major featuresOther features
On-chip Floating Point Unit 36-bit page-size extensions
64-bit / Intel 64 64-bit debug store
NX bit/XD-bit Advanced programmable interrupt controller
  CPL qualified debug store
  Debug store
  Debugging extensions
  Digital Thermal Sensor capability
  LAHF / SAHF support in 64-bit mode
  Machine check architecture
  Machine check exception
  Memory-type range registers
  Model-specific registers
  Page attribute table
  Page global extension
  Page-size extensions (4MB pages)
  Pending break enable
  Perfmon and Debug capability
  Physical address extensions
  Self-snoop
  Thermal monitor
  Thermal monitor 2
  Thermal monitor and software controlled clock facilities
  Time stamp counter
  Virtual 8086-mode enhancements
  xTPR Update Control
Comments

 

2014-02-23 12:23:31
Posted by: bougui

 

2014-02-23 12:23:56
Posted by: bougui

 

2014-02-23 12:24:23
Posted by: bougui

Terms and Conditions · Privacy Policy · Contact Us (c) Copyright 2003 - 2010 Gennadiy Shvets