SLA4D (Intel Core 2 Duo Mobile T5750)
Specifications
| General information |
| Type | CPU / Microprocessor |
| Family | Intel Core 2 Duo Mobile |
| Processor number ? | T5750 |
| Part number | LF80537GF0412M |
| Frequency (GHz) | 2 |
| Bus speed (MHz) ? | 667 |
| Clock multiplier ? | 12 |
| Package type | 478-pin micro-FCPGA |
| Socket type | Socket P |
| |
| Architecture / Microarchitecture / Other |
| CPUID | 06FDh |
| Core stepping | M0 |
| Manufacturing technology (micron) | 0.065 |
| Number of cores | 2 |
| L2 cache size (MB) ? | 2 |
| Features | EM64T technology ? Enhanced SpeedStep technology ? Execute disable bit ? |
| Core voltage (V) ? | 1.075 - 1.175 |
| Case temperature (°C) ? | 100 |
| Thermal Design Power (Watt) ? | 35 |
| |
There are no notes on sSpec SLA4D |
| |
CPU ID (1)
| Intel Core 2 Duo Mobile T5750 SLA4D |
| Part number: | LF80537GF0412M |
| Frequency: | 1994 MHz |
|
| Comment: | |
| Submitted by: | CPU-World |
|
| |
| General information |
| Vendor: | GenuineIntel |
| Processor name (BIOS): | Intel(R) Core(TM)2 Duo CPU T5750 @ 2.00GHz |
| Cores: | 2 |
| Logical processors: | 2 |
| Processor type: | Original OEM Processor |
| CPUID signature: | 6FD |
| Family: | 6 (06h) |
| Model: | 15 (0Fh) |
| Stepping: | 13 (0Dh) |
| TLB/Cache details: | 64-byte Prefetching
Data TLB: 4-KB Pages, 4-way set associative, 256 entries
Data TLB: 4-MB Pages, 4-way set associative, 32 entries
Instruction TLB: 2-MB pages, 4-way, 8 entries or 4M pages, 4-way, 4 entries
Instruction TLB: 4-KB Pages, 4-way set associative, 128 entries
L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries
L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries |
| Cache: |
L1 data |
L1 instruction |
L2 |
| Size: |
32 KB |
32 KB |
2 MB |
| Associativity: |
8-way set associative |
8-way set associative |
8-way set associative |
| Line size: |
64 bytes |
64 bytes |
64 bytes |
| |
| Instruction set extensions | Additional instructions |
| MMX |
CLFLUSH |
| SSE |
CMOV |
| SSE2 |
CMPXCHG16B |
| SSE3 |
CMPXCHG8B |
| SSSE3 |
FXSAVE/FXRSTORE |
| |
MONITOR/MWAIT |
| |
SYSENTER/SYSEXIT |
| |
| Major features | Other features |
| On-chip Floating Point Unit |
36-bit page-size extensions |
| 64-bit / Intel 64 |
64-bit debug store |
| NX bit/XD-bit |
Advanced programmable interrupt controller |
| Enhanced SpeedStep |
CPL qualified debug store |
| |
Debug store |
| |
Debugging extensions |
| |
Digital Thermal Sensor capability |
| |
LAHF/SAHF support in 64-bit mode |
| |
Machine check architecture |
| |
Machine check exception |
| |
Memory-type range registers |
| |
Model-specific registers |
| |
Page attribute table |
| |
Page global extension |
| |
Page-size extensions (4MB pages) |
| |
Pending break enable |
| |
Perfmon and Debug capability |
| |
Physical address extensions |
| |
Self-snoop |
| |
Thermal monitor |
| |
Thermal monitor 2 |
| |
Thermal monitor and software controlled clock facilities |
| |
Time stamp counter |
| |
Virtual 8086-mode enhancements |
| |
xTPR Update Control |
Core voltage listing wrong
Core voltage (V) ? 1.075 - 1.175 incorrect
My T5750 has actually runs between 0.950 - 1.250
Thats on a Acer Aspire 5315