 |
News · Chips · Information · Forum · Links · About |
|---|---|
| Identification · Pinouts · S-Spec numbers · Glossary | |
SLAG9 (Intel Xeon 5160)
Specifications
| General information | |
| Type | CPU / Microprocessor |
| Family | Intel Xeon |
| Processor number ? | 5160 |
| Part number | HH80556KJ0804M BX805565160A BX805565160P |
| Frequency (GHz) | 3 |
| Bus speed (MHz) ? | 1333 |
| Package type | 771-land FC-LGA6/mLGA |
| Socket type | Socket 771 (LGA771) |
| Architecture / Microarchitecture / Other | |
| CPUID | 06FBh |
| Core stepping | G0 |
| Qualification sample | QXQT |
| Previous stepping | SLABS |
| Processor core | Woodcrest |
| Manufacturing technology (micron) | 0.065 |
| Number of cores | 2 |
| L2 cache size (KB) ? | 4096 |
| Features | EM64T technology ? Enhanced SpeedStep technology ? Execute disable bit ? Thermal Monitor 2 Virtualization technology |
| Core voltage (V) ? | 1.275 |
| Case temperature (°C) ? | 65 |
| Thermal Design Power (Watt) ? | 80 |
| Notes on sSpec SLAG9 | |
| |
CPU ID (1)
| Intel Xeon 5160 SLAG9 | |||||||||
|---|---|---|---|---|---|---|---|---|---|
|
| ||||||||
| General information | |
|---|---|
| Vendor: | GenuineIntel |
| Processor name (BIOS): | Intel(R) Xeon(R) CPU 5160 @ 3.00GHz |
| Cores: | 2 |
| Logical processors: | 2 |
| Processor type: | Original OEM Processor |
| CPUID signature: | 6FB |
| Family: | 6 (06h) |
| Model: | 15 (0Fh) |
| Stepping: | 11 (0Bh) |
| TLB/Cache details: | 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model 06h), 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 64-byte Prefetching Data TLB: 4-KB Pages, 4-way set associative, 256 entries Data TLB: 4-MB Pages, 4-way set associative, 32 entries Instruction TLB: 2-MB pages, 4-way, 8 entries or 4M pages, 4-way, 4 entries Instruction TLB: 4-KB Pages, 4-way set associative, 128 entries L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries |
| Cache: | L1 data | L1 instruction | L2 |
|---|---|---|---|
| Size: | 2 x 32 KB | 2 x 32 KB | 4 MB |
| Associativity: | 8-way set associative |
8-way set associative |
16-way set associative |
| Line size: | 64 bytes | 64 bytes | 64 bytes |
| Comments: | Direct-mapped | Direct-mapped | Non-inclusive Direct-mapped Shared between all cores |
| Instruction set extensions | Additional instructions | ||
|---|---|---|---|
| MMX | CLFLUSH | ||
| SSE | CMOV | ||
| SSE2 | CMPXCHG16B | ||
| SSE3 | CMPXCHG8B | ||
| SSSE3 | FXSAVE/FXRSTORE | ||
| MONITOR/MWAIT | |||
| SYSENTER/SYSEXIT | |||
| Major features | Other features | ||
| On-chip Floating Point Unit | 36-bit page-size extensions | ||
| 64-bit / Intel 64 | 64-bit debug store | ||
| NX bit/XD-bit | Advanced programmable interrupt controller | ||
| Intel Virtualization | CPL qualified debug store | ||
| Enhanced SpeedStep | Debug store | ||
| Debugging extensions | |||
| Digital Thermal Sensor capability | |||
| Direct Cache access | |||
| LAHF / SAHF support in 64-bit mode | |||
| Machine check architecture | |||
| Machine check exception | |||
| Memory-type range registers | |||
| Model-specific registers | |||
| Page attribute table | |||
| Page global extension | |||
| Page-size extensions (4MB pages) | |||
| Pending break enable | |||
| Perfmon and Debug capability | |||
| Physical address extensions | |||
| Self-snoop | |||
| Thermal monitor | |||
| Thermal monitor 2 | |||
| Thermal monitor and software controlled clock facilities | |||
| Time stamp counter | |||
| Virtual 8086-mode enhancements | |||
| xTPR Update Control | |||
| Terms and Conditions · Privacy Policy · Contact Us | (c) Copyright 2003 - 2010 Gennadiy Shvets |
Search CPU-World
Identify part
Where to buy
Related S-Specs
Find Xeon S-Spec numbers with: