| View previous topic :: View next topic |
| Author |
Message |
CPUShack
Joined: 16 Jun 2003
Posts: 34259
Location: State of Jefferson, USA
|
|
| Back to top |
|
 |
frag_
Joined: 17 Nov 2008
Posts: 4015
Location: Estonia
|
 Posted: Sat Mar 24, 2018 5:05 pm Post subject: |
 |
|
Neat!
Things get even more complicated with two and three ring buses,
making cores measurably non equal for latency sensitive tasks. |
|
| Back to top |
|
|
CPUShack
Joined: 16 Jun 2003
Posts: 34259
Location: State of Jefferson, USA
|
| Posted: Sat Mar 24, 2018 5:07 pm Post subject: |
|
|
| frag_ wrote: | Neat!
Things get even more complicated with two and three ring buses,
making cores measurably non equal for latency sensitive tasks. |
Was looking at some die pics for later CPUs and was thinking that haha
_________________
New for 2025! The CPU Shack has a co-processor!
Visit The CPU Shack of microprocessor history and information. |
|
| Back to top |
|
|
max1024
Joined: 15 Jan 2015
Posts: 636
Location: Belarus
|
| Posted: Sun Mar 25, 2018 7:27 am Post subject: |
|
|
Interesting story )) Sandy Bridge was firts great core on modern times. Its very progressive and fast core, all other derivatives of it. I'm write there on i7 2600K and do not plan upgrade it in near future, but may be on 2700K 
John you must find suitable lga2011 board and run them )) |
|
| Back to top |
|
|
rjluna2
Joined: 27 Oct 2014
Posts: 1302
Location: Hiram, GA, USA
|
| Posted: Mon Mar 26, 2018 7:09 am Post subject: |
|
|
That is an interesting concept that Intel developed to validate the dies before packaging  |
|
| Back to top |
|
|
|
![[ Hidden ]](https://cdn.cpu-world.com/forum/templates/CPUWorld/images/lang_english/icon_email.gif "[ Hidden ]"){kind=icon}
